. This paper describes a CMOS transconductance element based upon two differential pairs whose outputs are summed to give a linear transfer characteristic. The circuit has been simulated using a 2pm process from MOSIS, and results show that with a single 5V supply, bandwidth in excess of 300MHz, THD below 0.7% for a lV,,k-,,k differential input signal, and dynamic range in excess of 70dB can be achieved.
I. Introduction
In recent years current-mode circuits have become increasingly important in high speed analogue applications. Fundamental to these circuits is the need for an accurate and tunable voltage to current converter, or transconductor. The transconductor is also a key element in high frequency continuous-time filters [ 1-31. The most common transconductor is the source coupled pair. However this suffers from poor linearity, especially at high signal levels. Other problems may also occur such as conflicts between tuning range and common mode input range. Several techniques have been proposed in literature to overcome these problems [4-71, many of which rely on the use of the cross-coupled pair. However these circuits pay a penalty in terms of noise performance, and also may require the use of additional circuitry such as floating voltage sources.
The aim of this paper is to present an alternative structure which can provide a linear, low noise, fully differential transconductor in CMOS technology with a 5V supply. The basic structure described consists of two differential pairs arranged so that each pair has a nonlinearity opposite to the other, i.e., one pair exhibits a gain compression whilst the other has a gain expansion [8].
The paper is laid out as follows; section I1 examines the theoretical aspe<ts of the circuit design, and develops equations describing the DC transfer characteristic of the transconductor. In section 111 the practical aspects of the design are considered, including headroom, tuning range, and providing the circuit with an active load. Simulation results are presented in section IV and conclusions in section V. Consider the MOS differential pair of Figure I (a), whose circuit symbol is given in Figure l (b) . Assuming that all MOS devices have the same dimensions and operate in the saturation region, the transconductance can be derived as
gml=2klvcml
( 1) where kl is the transconductance parameter, which is given
and Vcml is the common mode bias voltage, given by
where CO, is the gate capacitance per unit area, V,, is the gate-source voltage, and VT is the threshold voltage. Equation (1) shows that the transconductance of the differential pair is determined by the bias voltage VCml.
Unfortunately, when the differential pair is biased by a current source, Vcml is modulated by the input signal in such a way as to produce a gain compression, which becomes worse at high input levels. then the transconductance of the new circuit will be linear and proportional to Vb.
Such an arrangement is-shown in Figure 2 . The first differential pair (Ml, M2) is biased by a current source and driven by the differential input signal Vid, and its outputs buffered by cascode transistors M3 and M4. The voltage gain from the inputs of the first pair to point X is A?( kl/k3)'"
The second differential pair (M5, M6) is driven by the sources of transistors M3, M4. Hence the bias voltage for the second pair will be Substituting equation (7) Suppose that ks=k3+Ak, where Ak is the mismatch error. From equation (10) we can write the modified transconductance as Two effects can be observed. One is the change in g, due to Ak and the other is the non-linearity caused by the mismatch error. In practice matching should be as close as possible.
Complete Transconductor Circuit and Performance Analysis
To implement the circuit of Figure 2 an active load must be added, a common mode feedback circuit is needed for high performance, and some modification is required to accommodate a single 5V supply. The complete circuit is shown in Figure 3 , which contains three major parts: input, output and common mode feedback circuits. Analysis of the practical performances is now carried out. where VDD is the supply voltage. With a 5V supply and the values given in equation (13) the output stage will only have 1.6V of headroom, hence current mirrors comprised of transistors M7-MI0 are added. This has the further advantage that P-channel transistors can be chosen for the input pair without unnecessarily increasing the chip area.
A. Modifications for Low Voltage Operation

B. Common-Mode Feedback Circuit
The transconductor also requires an active load, and in order to obtain a fully differential structure a common mode feedback (CMFB) circuit is required. This is based on a circuit originally due to Whatly [9] , and comprises transistors Mll-Ml7. The currents flowing in the output stage are described by equation (5), that is, Ioutl is equal to 10, but IOuQ is dependent upon the bias voltage vb, and also varies with the input signal Vid. Hence, ( 1 7)
This shows that for a given input range there are two possible schemes for increasing the tuning range; by reducing the required output compliance, or by adjusting the ratio kJk3. Equation (IO) shows there is some degree of freedom in the choice of the ratio kI/k3. Making the value of kJk3 less than unity will give an increase in tuning range for a given Vid(max), and will also lead to an increase in efficiency since the current in the input stage will be reduced. In practice, however, low values of kl/k3 lead to inaccuracies in the CMFB circuit, since the compensating current becomes much larger than IO.
Conversely kl/k3 can be made greater than unity, allowing larger input transistors for a given transconductance, which will lead to an improved noise performance.
It can also be seen from equation ( increase in the current through transistors M3 and M4 due to an increase in 10 will reduce the headroom in the output stage.
D. Frequency Response
Analysis of the circuit of Figure 2 shows that the dominant frequency limitation is due to the capacitances associated with the gates of transistors M5, M6. If the transconductor is driving a short circuit this causes a pole to occur at approximately p I'-kS(Vg~-VT)/(C,sS+CgdS) (1 8)
The addition of the current mirrors M7-MlO in the complete circuit of Figure 
where V, , , is the input level where THD=l% and (V2,i)ln is the mean-square-root input noise. Since the bias of the input pair is held constant regardless of the transconductance, the noise figure and hence the DR remains fairly constant over the whole tuning range. Simulation results are summarised in Table 1 . It can be seen that the transconductor has very low noise of below 250pV and very large dynamic range of over 70dB. The power consumption is less than 40mW. The transconductance can be tuned from 166 to 575pS. Figure 4 shows the simulation result of the transconductance as a function of the input voltage. From the figure, the input voltage range of 1.2V and the tuning range of 3.5 can be observed.
Power consumption at Vb=3.6V -3dB frequency at vb=2.ov -3dB frequency at Vb=3.6V The simulated frequency response is presented in Figure 5 , from which we can see that the bandwidth of the transconductor is in excess of 300MHz, and -3dB frequencies vary from 435MHz to 373MHz for vb=2.ov to Vb=3.6V. The THD as a function of Vb with Vid=lVpk-pk was also simulated and is given in Figure 6 . In the whole tuning range of Vb the THD is smaller than 0.7% and for Vb in the range from 2.4V to 2.6V THD is less than 0.4%. 
V. Conclusions
A fully differential transconductor operating from a single 5V supply in 2pm CMOS technology, suitable for high frequency filtering applications has been presented. The transconductor uses a novel linearisation technique to produce low distortion at the output. The use of a single MOS differential pair at the input gives the circuit a superior dynamic range. Simulation results have shown good performance from the transconductor in the megahertz range.
